

Logic Design with Memristors

Shahar Kvatinsky






Technion – Israel Institute of Technology
ACRC Workshop March 2012

Memristors are Useful for Logic


- Two terminal resistive device
- Not only memory
- This talk is about

memristor-based logic circuits




Logic with Memristors

- Memristors as a building block
- Memristor can:
 - Store an **input** value
 - Store an **output** value
 - Perform logic operation
 - Act as a state register (**latch, Flip-Flop**)
 - Act as a **configurable switch**




Why Use Memristors in Logic?



**Integrating memristors
with standard logic**

Save die area


More logic on die




**Logic inside the
memory**

**Beyond Von-Neumann
Flexible**

Memristor Polarity



Decrease resistance





Outline

- Motivation / Why logic with memristors?
- **Integrating memristor with standard logic**
- Memristor-based logic inside the memory:
 - IMPLY logic Gate
 - Memristor Aided LoGIC (MAGIC)
- Design methodology
- Conclusions

AND and OR (Eshraghian 2011)

- Voltage as logic state
- Memristors only as computational elements




AND Operation

$$V_{OUT} = V_{CC} \cdot \frac{R_{ON}}{R_{ON} + R_{OFF}} \approx V_{CC} \cdot \frac{R_{ON}}{R_{OFF}} \ll V_{CC}$$

Increase resistance

IN ₁	IN ₂	AND
0	0	0
0	1	0
1	0	0
1	1	1




Decrease resistance

$$R_{OFF} \gg R_{ON}$$

AND to OR

IN ₁	IN ₂	OR
0	0	0
0	1	1
1	0	1
1	1	1



AND


OR Operation

$$V_{OUT} = V_{CC} \cdot \frac{R_{OFF}}{R_{ON} + R_{OFF}} \approx V_{CC}$$

$$R_{OFF} \gg R_{ON}$$

Decrease resistance


IN ₁	IN ₂	OR
0	0	0
0	1	1
1	0	1
1	1	1



Increase resistance




Need for Amplification

- Chain of memristor-based logic gates




CMOS Compatibility

- Memristors can be fabricated with CMOS
- Input/output are voltages – as in standard CMOS logic
- Amplify signal – signal restoration



Integrating Memristor with Standard Logic - Summary

- Good for integration with standard logic
- Signal restoration through CMOS
- Save die area: 2 transistor - 2 memristor
- CMOS - memristor layer transition:
vias, power and area overhead





Outline

- Motivation / Why logic with memristors?
- Integrating memristor with standard logic
- **Memristor-based logic inside the memory:**
 - **IMPLY logic Gate**
 - Memristor Aided LoGIC (MAGIC)
- Design methodology
- Conclusions


Logic Inside the Memory

- Based on memristor-based crossbar memory



Logical State as Resistance

- $R_{ON} \rightarrow$ logical '1', $R_{OFF} \rightarrow$ logical '0'
- The **input** of the logic gate is the memristor-based cells value
- The **result** is stored into the memory



IMPLY Function

- One of the elementary 2 input Boolean functions

Truth Table

p	q	$p \text{ IMP } q$
0	0	1
0	1	1
1	0	0
1	1	1

$$p \rightarrow q$$

If p then q

IMPLY + FALSE  **Complete logic**

IMPLY Logic with Memristors


Logic 0 $\rightarrow R_{OFF}$

Logic 1 $\rightarrow R_{ON}$

p	q	$p \text{ IMP } q$
0	0	1
0	1	1
1	0	0
1	1	1

$$R_{ON} < R_G < R_{OFF}$$

$$|V_{COND}| < |V_{SET}|$$



Behavior for Different Cases


$$R_{ON} = 100 \, \Omega$$

$$R_{OFF} = 10 \, \text{k}\Omega$$

Case	p	q	$p \text{ IMP } q \rightarrow q$
1	0	0	1
2	0	1	1
3	1	0	0
4	1	1	1

IN OUT

Decrease resis



State Drift

Performance and Robustness Tradeoff


Case	p	q	$p \text{ IMP } q \rightarrow q$
1	0	0	1
2	0	1	1
3	1	0	0
4	1	1	1

IN

OUT

Refreshing the gate

Write time



TRADEOFF


State drift




General Functions with IMPLY

- **Sequential operation** of IMPLY and FALSE

- NAND:
 - Step 1 – FALSE(S)
 - Step 2 – P IMPLY S
 - Step 3 – Q IMPLY S




- 1- bit Full Adder
 - Naive approach: **89 computation steps**
 - Parallel approach: **5 computation steps**



IMPLY Summary

- Performance and robustness tradeoff
- Need for refresh because of state drift
- For general Boolean function needs many computation stages:
 - Slow
 - Complex controller
 - Power consumption







Outline

- Motivation / Why logic with memristors?
- Integrating memristor with standard logic
- Memristor-based logic inside the memory:
 - IMPLY logic Gate
 - **Memristor Aided LoGIC (MAGIC)**
- Design methodology
- Conclusions

MAGIC – Memristor Aided LoGIC

- One applied voltage V_G
- Separate input and output memristors




MAGIC NOR

Initialize OUT to R_{ON}


$R_{OFF} \gg R_{ON}$

State drift

IN_1	IN_2	NOR
0	0	1
0	1	0
1	0	0
1	1	0




MAGIC NOR in Crossbar



MAGIC - Summary

- Good for logic inside the memory
- Separate input and output memristors
- Easy and intuitive
- State drift phenomenon - noise margin issues




Outline

- Motivation / Why logic with memristors?
- Integrating memristor with standard logic
- Memristor-based logic inside the memory:
 - IMPLY logic Gate
 - Memristor Aided LoGIC (MAGIC)
- **Design methodology**
- Conclusions


Need Design Methodology

- Decide which family to use
- Determine proper circuit parameters
 - R_G ?
 - Voltage levels? V_{COND} ? V_{SET} ?
 - Logic gate delay?



Developing Design Methodology


- IMPLY logic gate design methodology (ICCD 2011)
- Developing a complete design methodology
- General design constraints:
 - Power
 - Area
 - Performance
- Specific design constraints




Outline

- Motivation / Why logic with memristors?
- Integrating memristor with standard logic
- Memristor-based logic inside the memory:
 - IMPLY logic Gate
 - Memristor Aided LoGIC (MAGIC)
- Design methodology
- **Conclusions**


Logic with Memristors



Hybrid



IMPLY



MAGIC

Many issues – huge opportunities!

Reduce die area

More computation on die

Beyond Von-Neumann architecture

Thanks!

<http://memristor.shorturl.com>

BACKUP

Conventional FPGA


- FPGA power consumption:

- 90% - SRAM (routing)
- 10% - computing

► LB – logic blocks



► CB – connection blocks

► SB – switching blocks




Switching and Connection Blocks

- Memristor as configurable switch
- 1.6X better power consumption
- 2.28X better critical path delay



Logic Block

- LUT with 1T1M instead of SRAM





Linear Ion Drift Model


State variable - w

Case	p	q	$p \text{ IMP } q$
1	0	0	1
3	1	0	0

Memristance M_Q




Design Flow



8-bit Full Adder Example

A	B	C_in	S	C_out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1






$$S = A \oplus B \oplus C_{in}$$

$$C_{out} = A \cdot B + C_{in} \cdot (A \oplus B)$$

General Design Constraints


- Power consumption
- Performance – gate delay time
- Area – number of memristors (and transistors)



IMPLY Design Constraints



- Power – determine V_{SET} and V_{COND}
- Performance - minimize computation steps
- Area - minimize number of memristors

- **Solution – parallel computing**




8-bit IMPLY Full Adder

- Naive approach:
 - 89 computation steps per bit
 - 3 memristors per bit + 5 memristors
- Improved approach:
 - Parallel computing, scheduling
 - 5 computation steps per bit (+18)
 - 9 memristors per bit (72 total)




Hybrid CMOS-Memristor Design Constraints

- Minimize number of CMOS-memristor transitions (number of vias)
- **Solution: use inverter (or buffers) only when necessary**



8-bit Hybrid CMOS-Memristor Full Adder

- 144 memristors
- Area and vias is depended on memristor behavior:
 - Linear memristor – 160 transistors, 80 vias
 - Nonlinear memristor- 256 memristors, 96 vias



Design Summary

	IMPLY	Hybrid CMOS-Memristor
Performance	Sequential 58 steps	6X faster 1 step
Area – memristor layer	72 memristors 2X smaller	144 memristors
Area – CMOS layer	Controller	Memristor behavior 80-96 transistors
Power	Dynamic power	Static and dynamic More power