**STT-MRAM Based Multistate Register**

**Background:** An STT-MRAM based multistate register will be designed, capable of storing multiple data bits within a single active register. The register compensates for the stochastic nature of STT-MRAM while enabling switching latencies compatible with modern microprocessor pipelines.

To do so we shall use 22FDX Global Foundries libraries.

**Project Description:**

- Read Paper
- Hands-on VLSI tools & Library integration
- Design Register
- Demonstrate

Perquisites: Computer organization and Design

Recommended: Lab1

Host: VLSI Lab

Eric 054- 4946383, Lab718, ericherbelin@ee.Technion.ac.il

[http://asic2.group/](http://asic2.group/)