

abstractPIM: Bridging the Gap Between Processing-In-Memory Technology and Instruction Set Architecture

Adi Eliahu, Rotem Ben Hur, Ronny Ronen, and
Prof. Shahar Kvatinsky

**Faculty of Electrical Engineering
Technion – Israel Institute of Technology**

VLSI SoC, October 2020



ARCHITECTURES
SYSTEMS
INTELLIGENT COMPUTING
INTEGRATED CIRCUITS



Data-Intensive Applications

Neural Networks





Image Processing





Encryption



DNA Sequencing



Inefficiencies in the von Neumann Machines




Memory Wall Problem

Memristors

Emerging Nonvolatile Memory Technologies

Resistive RAM (RRAM)



SanDisk®



Panasonic®




SONY



TOSHIBA

Crossbar

STT MRAM



HITACHI




TOSHIBA

QUALCOMM®



Phase Change Memory (PCM)



IBM


SK hynix

intel®

Micron®


Memristor – Memory Resistor

Resistor with Varying Resistance




High resistive state
 (R_{OFF}, HRS)

Decrease in resistance




Memristor Integration in Computer Architectures




Stateful Logic [1]

The logic gate inputs and outputs are represented by memristor resistance

IMPLY [2]



MAGIC [3]




[1] J. Reuben *et al.*, "Memristive logic: A framework for evaluation and comparison," PATMOS, Sep. 2017

[2] S. Kvatinsky *et al.*, "Memristor-based material implication (IMPLY) logic: Design principles and methodologies", TVLSI, Oct. 2014


[3] S. Kvatinsky *et al.*, "MAGIC – Memristor Aided LoGIC," TCAS II, Nov. 2014

MAGIC NOR in Memristive Crossbar




Crossbar
Compatible

Functionally complete




Logic Execution within a Memristive Crossbar


SIMPLE [1]




Yadav et al. [2]



SIMPLER [3]




SAID [4]



All use two steps:

1. Logic synthesis



2. Each gate is assigned:
 - Clock cycle
 - Cell mapping

[1] R. Ben Hur *et al.*, "SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor-Aided loGIC", IEEE ICCAD, Nov. 2017

9


[2] D. N. Yadav *et al.*, "Look-ahead mapping of Boolean functions in memristive crossbar array", Integration, Jan. 2019

[3] R. Ben Hur *et al.*, "SIMPLER MAGIC: Synthesis and mapping of in-memory logic executed in a single row to improve throughput," IEEE TCAD, Jul. 2019


[4] V. Tenace *et al.*, "SAID: A Supergate-Aided Logic Synthesis Flow for Memristive Crossbars", DATE, Mar. 2019

Logic Execution within a Memristive Crossbar

SIMPLE [1]




Yadav et al. [2]



SIMPLER [3]

	Column Number								
	1	2	3	4	5	6	7	8	9
(a)	A	B	C _i	1	1	1	1	1	1
(b)	A	B	C _i	g1	g2	g5	g4	g6	g8
(c)	A	B	C _i	1	1	g5	1	g6	g8
(d)	A	B	C _i	g7	g3	g5	g9	g6	g8
(e)	A	B	C _i	1	1	g5	g9	1	g8
(f)	A	B	C _i	S	C _o	g5	g9	g10	g8

SAID [4]



Challenges with current solutions:

1. Gap between target machine constraints and instruction set is not addressed
2. No backward compatibility with other machines

[1] R. Ben Hur *et al.*, "SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor-Aided loGIC", IEEE ICCAD, Nov. 2017


[2] D. N. Yadav *et al.*, "Look-ahead mapping of Boolean functions in memristive crossbar array", Integration, Jan. 2019

[3] R. Ben Hur *et al.*, "SIMPLER MAGIC: Synthesis and mapping of in-memory logic executed in a single row to improve throughput," IEEE TCAD, Jul. 2019

[4] V. Tenace *et al.*, "SAID: A Supergate-Aided Logic Synthesis Flow for Memristive Crossbars", DATE, Mar. 2019


abstractPIM: Hierarchical Flow

Previous Work:
**SIMPLE, SIMPLER, SAID,
 YADAV**




Hierarchical:
 separation of
 compilation and
 in-memory computation

PIM technology
 independent






This Work:
abstractPIM



abstractPIM: Hierarchical Flow

Advantages:




1. Hierarchical



abstractPIM: Hierarchical Flow


Advantages:

1. Hierarchical
2. PIM technology independent





abstractPIM Flow: Microcode Generation

The controller is designed one time, **offline**





Instruction 1 →
Instruction 2 →




abstractPIM Flow: Intermediate Representation

The program is compiled




abstractPIM Flow: Runtime Execution

The program runs on the CPU




Case Study: Vector-Matrix Multiplication

Benchmark



Target Machine



Instruction Set

Instruction Implementation

PIM Technology

Different Instruction Set Architectures

- Inclusive sets:
 - $TS0 \subset TS1 \subset IS2 \subset IS3$
 - $TS0$: basic set (NOT, NOR)

Instruction	I	O	TS0	TS1	IS2	IS3
NOT	1	1	✓	✓	✓	✓
NOR2	2	1	✓	✓	✓	✓
NOR3	3	1	-	-	-	✓
NOR4	4	1	-	-	-	✓
OR2	2	1	-	✓	✓	✓
OR3	3	1	-	-	-	✓
OR4	4	1	-	-	-	✓
AND2	2	1	-	✓	✓	✓
AND3	3	1	-	-	-	✓
AND4	4	1	-	-	-	✓
NAND2	2	1	-	-	✓	✓
NAND3	3	1	-	-	-	✓
NAND4	4	1	-	-	-	✓
XOR2	2	1	-	-	✓	✓
XOR3	3	1	-	-	-	✓
XOR4	4	1	-	-	-	✓
XNOR2	2	1	-	-	✓	✓
XNOR3	3	1	-	-	-	✓
XNOR4	4	1	-	-	-	✓
IMPLIES	2	1	-	-	✓	✓
!IMPLIES	2	1	-	-	✓	✓
MUX	3	1	-	-	✓	✓
HA	2	2	-	-	✓	✓
HS	2	2	-	-	✓	✓

Different Instruction Set Architectures

- Inclusive sets:
 - $TS0 \subset TS1 \subset IS2 \subset IS3$
- **TS0**: basic set (NOT, NOR)
- **IS2**: all functions with 1 or 2 inputs, common combinational functions

Instruction	I	O	TS0	TS1	IS2	IS3
NOT	1	1	✓	✓	✓	✓
NOR2	2	1	✓	✓	✓	✓
NOR3	3	1	-	-	-	✓
NOR4	4	1	-	-	-	✓
OR2	2	1	-	✓	✓	✓
OR3	3	1	-	-	-	✓
OR4	4	1	-	-	-	✓
AND2	2	1	-	✓	✓	✓
AND3	3	1	-	-	-	✓
AND4	4	1	-	-	-	✓
NAND2	2	1	-	-	✓	✓
NAND3	3	1	-	-	-	✓
NAND4	4	1	-	-	-	✓
XOR2	2	1	-	-	✓	✓
XOR3	3	1	-	-	-	✓
XOR4	4	1	-	-	-	✓
XNOR2	2	1	-	-	✓	✓
XNOR3	3	1	-	-	-	✓
XNOR4	4	1	-	-	-	✓
IMPLIES	2	1	-	-	✓	✓
!IMPLIES	2	1	-	-	✓	✓
MUX	3	1	-	-	✓	✓
HA	2	2	-	-	✓	✓
HS	2	2	-	-	✓	✓

Different Instruction Set Architectures

- Inclusive sets:
 - $TS0 \subset TS1 \subset IS2 \subset IS3$
- **TS0**: basic set (NOT, NOR)
- **IS2**: all functions with 1 or 2 inputs, common combinational functions
- **IS3**: IS2 extended to 3,4 inputs

Instruction	I	O	TS0	TS1	IS2	IS3
NOT	1	1	✓	✓	✓	✓
NOR2	2	1	✓	✓	✓	✓
NOR3	3	1	-	-	-	✓
NOR4	4	1	-	-	-	✓
OR2	2	1	-	✓	✓	✓
OR3	3	1	-	-	-	✓
OR4	4	1	-	-	-	✓
AND2	2	1	-	✓	✓	✓
AND3	3	1	-	-	-	✓
AND4	4	1	-	-	-	✓
NAND2	2	1	-	-	✓	✓
NAND3	3	1	-	-	-	✓
NAND4	4	1	-	-	-	✓
XOR2	2	1	-	-	✓	✓
XOR3	3	1	-	-	-	✓
XOR4	4	1	-	-	-	✓
XNOR2	2	1	-	-	✓	✓
XNOR3	3	1	-	-	-	✓
XNOR4	4	1	-	-	-	✓
IMPLIES	2	1	-	-	✓	✓
!IMPLIES	2	1	-	-	✓	✓
MUX	3	1	-	-	✓	✓
HA	2	2	-	-	✓	✓
HS	2	2	-	-	✓	✓


Vector-Matrix Multiplication Results

Instruction Set	T [Cycles]	Code Size	
TS0	25470	12735	-52%
IS2	29515	6140	-57%
IS3	27436	5475	


+16% ← IS2 → +8% ← IS3 →

abstractPIM Evaluation Methodology

Intermediate Representation




Microcode Generation



abstractPIM Evaluation Methodology


- Measured metrics:
 - Code size
 - Execution time
- EPFL Benchmarks ¹
- 512-sized or 1024-sized row
- Tested with different *instruction sets* and *technology sets*

Code Size Results




$$CS_{TS0} > CS_{TS1} > CS_{IS2} > CS_{IS3}$$


Execution Time Results




Execution Time Results




Execution Time Results




Execution Time Results




Execution Time Results



Execution Time Results




Execution Time Results



Future Work

- Solving the cyclic dependency problem



- Build more complex instruction sets and compare them

Conclusion

- abstractPIM: a hierarchical compilation concept and method for logic execution which provides:
 - Flexibility
 - Abstraction
 - Code size reduction (56%)
 - Backward compatibility with other machines
- Lays a solid foundation for a compiler for a memristor-based architecture

Thanks!




ARCHITECTURES
SYSTEMS
INTELLIGENT COMPUTING
INTEGRATED CIRCUITS



The Israeli RISC-V Consortium



technion computer engineering center



Prime Minister's Office
National Cyber Bureau



Israel Ministry
of Science and
Technology



United States-Israel
Binational Science Foundation



Advanced Circuit
Research Center

